《電子技術(shù)應(yīng)用》
您所在的位置:首頁 > 可編程邏輯 > 解決方案 > Cypress CY8C52 超低功耗PSoC系列開發(fā)方案

Cypress CY8C52 超低功耗PSoC系列開發(fā)方案

2012-01-06
關(guān)鍵詞: PSoC CY8C52 Cortex-M3

Cypress 公司的CY8C52 超低功耗PSoC系列采用32位PSoC 5平臺,在CPU子系統(tǒng)周圍提供了可編程的數(shù)字,模擬和互連區(qū)塊.它的 32位 ARM Cortex-M3 CPU核工作在DC-40MHz,閃存程序存儲器高達(dá)256KB,SRAM存儲器高達(dá)64KB,2KB EEPROM,有多層AHB總線接入的24路DMA,工作電壓0.5 V 到 5.5 V, 可以廣泛應(yīng)用在消費類電子,工業(yè)控制和醫(yī)療設(shè)備等各種領(lǐng)域..本文介紹了CY8C52系列主要特性, 簡化方框圖, ARM Cortex-M3 CPU框圖, 時鐘子系統(tǒng)框圖,GPIO框圖, 數(shù)字系統(tǒng)接口框圖和模擬子系統(tǒng)框圖,以及CY8CKIT-001 PSoC®開發(fā)套件主要特性, CY8CKIT-001 PSoC 開發(fā)板電路圖, CY8C28, CY8C38和CY8C55系列處理器模塊電路圖與相應(yīng)的材料清單.

With its unique array of configurable blocks, PSoC® 5 is a true system level solution providing MCU, memory, analog, and digital peripheral functions in a single chip. The CY8C52 family offers a modern method of signal acquisition, signal processing, and control with high accuracy, high bandwidth, and high flexibility. Analog capability spans the range from thermocouples (near DC voltages) to ultrasonic signals. The CY8C52 family can handle dozens of data acquisition channels and analog inputs on every GPIO pin. The CY8C52 family is also a high performance configurable digital system with some part numbers including interfaces such as USB, multi-master I2C, and CAN. In addition to communication interfaces, the CY8C52 family has an easy to configure logic array, lexible routing to all I/O pins, and a high performance 32-bit ARM® Cortex™-M3 microprocessor core. Designers can easily create system level designs using a rich library of prebuilt components and boolean primitives using PSoC® Creator™, a hierarchical schematic design entry tool. The CY8C52 family provides unparalleled opportunities for analog and digital bill of materials integration while easily accommodating last minute design changes through simple firmware updates.

CY8C52 主要特性:

• 32-bit ARM Cortex-M3 CPU core

DC to 40 MHz operation

Flash program memory, up to 256 KB, 100,000 write cycles, 20 year retention, multiple security features
?
Up to 64 KB SRAM memory
?
2 KB EEPROM memory, 1 million cycles, 20 years retention
?
24 channel DMA with multilayer AHB bus access

• Programmable chained descriptors and priorities

• High bandwidth 32-bit transfer support
?
Low voltage, ultra low power
?
Wide operating voltage range: 0.5 V to 5.5 V
?
High efficiency boost regulator from 0.5 V input to 1.8 V to 5.0 V output
?
2 mA at 6 MHz
?
Low power modes including:

• 2 μA sleep mode with real time clock and low voltage detect (LVD) interrupt

• 300 nA hibernate mode with RAM retention
?
Versatile I/O system
?
28 to 72 I/O (62 GPIO, 8 SIO, 2 USBIO[1])
?
Any GPIO to any digital or analog peripheral routability
?
LCD direct drive from any GPIO, up to 46x16 segments
?
CapSense® support from any GPIO[4]
?
1.2 V to 5.5 V I/O interface voltages, up to 4 domains
?
Maskable, independent IRQ on any pin or port
?
Schmitt trigger TTL inputs
?
All GPIO configurable as open drain high/low, pull up/down, High-Z, or strong output
?
Configurable GPIO pin state at power on reset (POR)
?
25 mA sink on SIO
?
Digital peripherals
?
20 to 24 programmable PLD based Universal Digital Blocks
?
Full CAN 2.0b 16 RX, 8 TX buffers[1]
?
Full-Speed (FS) USB 2.0 12 Mbps using internal oscillator[1]
?
Four 16-bit configurable timer, counter, and PWM blocks
?
Library of standard peripherals

• 8, 16, 24, and 32-bit timers, counters, and PWMs

• SPI, UART, I2C

• Many others available in catalog
?
Library of advanced peripherals

• Cyclic Redundancy Check (CRC)

• Pseudo Random Sequence (PRS) generator

• LIN Bus 2.0

• Quadrature decoder
?
Analog peripherals (1.71 V  VDDA  5.5 V)
?
1.024 V±0.1% internal voltage reference across -40 C to +85 C (14 ppm/_ C)
?
SAR ADC, 12-bit at 1 Msps
?
One 8-bit, 8 Msps IDAC or 1 Msps VDAC
?
Two comparators with 75 ns response time
?
CapSense support
?
Programming, debug, and trace
?
JTAG (4 wire), Serial Wire Debug (SWD) (2 wire), Single Wire Viewer (SWV), and TRACEPORT interfaces
?
Cortex-M3 flash Patch and Breakpoint (FPB) block
?
Cortex-M3 Embedded Trace Macrocell™ (ETM™) generates an instruction trace stream.
?
Cortex-M3 Data Watchpoint and Trace (DWT) generates data trace information
?
Cortex-M3 Instrumentation Trace Macrocell (ITM) can be used for printf-style debugging
?
DWT, ETM, and ITM blocks communicate with off-chip debug and trace systems via the SWV or TRACEPORT

Bootloader programming supportable through I2C, SPI, UART, USB, and other interfaces
?
Precision, programmable clocking
?
3 to 24 MHz internal oscillator over full temperature and voltage range
?
4 to 33 MHz crystal oscillator for crystal PPM accuracy
?
Internal PLL clock generation up to 40 MHz

32.768 kHz watch crystal oscillator

Low power internal oscillator at 1, 33, and 100 kHz

Temperature and packaging

-40 C to +85 C degrees industrial temperature

68-pin QFN and 100-pin TQFP package options


圖1.CY8C52簡化方框圖

圖2.CY8C52 100引腳TQFP封裝的電源連接圖

圖3.CY8C52 ARM Cortex-M3 框圖

圖4.CY8C52 時鐘子系統(tǒng)框圖

圖5.CY8C52 GPIO 框圖

圖6.CY8C52 數(shù)字系統(tǒng)接口框圖

圖7.CY8C52 模擬子系統(tǒng)框圖

圖8.CY8C52 模擬連接圖

CY8CKIT-001 PSoC®開發(fā)套件

The CY8CKIT-001 PSoC® Development Kit provides you a common development platform where you can prototype and evaluate different solutions using any one of the PSoC 1, PSoC 3, or PSoC 5 architectures. This guide and kit gives you a practical understanding of PSoC technology. In addition, the kit gives several example projects with step-by-step instructions to enable you to easily get started developing PSoC solutions. This kit includes PSoC CY8C28, CY8C38, and CY8C55 Family Processor Modules.


圖9.CY8CKIT-001 PSoC®開發(fā)套件外形圖

The CY8CKIT-001 PSoC Development Kit includes:

■ PSoC Development Board

■ PSoC CY8C28 Family Processor Module

■ PSoC CY8C38 Family Processor Module

■ PSoC CY8C55 Family Processor Module

■ MiniProg3 Programmer and Debug tool

■ USB Cable

■ 12V Power Supply Adapter

■ Wire Pack

■ Printed Documentation

? Quick Start

? Schematic PSoC Development Board Design

■ Software CD for PSoC 1, which includes

? PSoC® Designer™ IDE

? PSoC® Programmer™ Software

? CY8C28 Data Sheets

? Kit Release Notes

? Software Release Notes

? Example Project Files, Firmware, And Documentation

■ Software CD for PSoC 3 / PSoC 5, which includes

? PSoC® Creator™ IDE

? PSoC Programmer Software

? CY8C38 Data Sheet

? CY8C55 Data Sheet

? Kit Release Notes

? Software Release Notes

? Example Project Files, Firmware, And Documentation


圖10.CY8CKIT-001 PSoC 開發(fā)板電路圖

圖11.CY8C28系列處理器模塊電路圖

圖12.CY8C29系列處理器模塊電路圖

圖13.CY8C38系列處理器模塊電路圖

圖14.CY8C55系列處理器模塊電路圖

CY8CKIT-001 PSoC開發(fā)板材料清單(BOM):


CY8C28 系列處理器模塊材料清單(BOM):

CY8C29 系列處理器模塊材料清單(BOM):

CY8C38 系列處理器模塊材料清單(BOM):


CY8C55 系列處理器模塊材料清單(BOM):


詳情請見:
http://www.cypress.com/?docID=22429

 



本站內(nèi)容除特別聲明的原創(chuàng)文章之外,轉(zhuǎn)載內(nèi)容只為傳遞更多信息,并不代表本網(wǎng)站贊同其觀點。轉(zhuǎn)載的所有的文章、圖片、音/視頻文件等資料的版權(quán)歸版權(quán)所有權(quán)人所有。本站采用的非本站原創(chuàng)文章及圖片等內(nèi)容無法一一聯(lián)系確認(rèn)版權(quán)者。如涉及作品內(nèi)容、版權(quán)和其它問題,請及時通過電子郵件或電話通知我們,以便迅速采取適當(dāng)措施,避免給雙方造成不必要的經(jīng)濟(jì)損失。聯(lián)系電話:010-82306118;郵箱:aet@chinaaet.com。
主站蜘蛛池模板: 国产精品2020| 亚洲午夜久久 | 日本一本久 | 久久er热这里只有精品23 | 精品9e精品视频在线观看 | 国产午夜亚洲精品 | 免费一级α片在线观看 | 久久久久无码国产精品一区 | 欧美大狠狠大臿蕉香蕉大视频 | 在线观看国产一区二区三区 | 久久精品网站免费观看调教 | 亚洲视频在线免费播放 | 亚洲国产人成中文幕一级二级 | 亚洲三级a | 亚洲二区在线播放 | 亚洲一区二区三区中文字幕 | 国产欧美精品一区二区 | 久草视频免费在线观看 | 精品一区二区三区免费站 | 日韩成人精品日本亚洲 | 韩国毛片 免费 | 欧美一级免费大片 | 亚洲最黄视频 | 99视频精品全国免费 | 很黄很色的免费视频 | 国内外成人免费在线视频 | 欧美久草在线 | 日韩午夜视频在线观看 | 国产美女啪 | 国产福利微拍精品一区二区 | 免费一级特黄欧美大片勹久久网 | avwww在线| 成人免费午夜性视频 | a毛片全部播放免费视频完整18 | 亚洲国产精品第一区二区三区 | 欧美一级片在线播放 | 日韩欧美一区二区三区不卡在线 | 日本精品一区二区三区在线 | 神马我我不卡伦影视 | 欧美大片一级特黄 | 欧美亚洲网站 |